

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

Cable Docking

- VGA
- RJ-45
- CIR/Pwr btn
- SPDIF Out
- Stereo MIC
- Headphone Jack
- USB Port
- VOL Cntr

PAGE 29

SYSTEM CHARGER(ISL6251AHZ-T)
PAGE 30

SYSTEM POWER ISL6237IRZ-T
PAGE 31

DDR II SMDR_VTERM
1.8V/1.8VSUS(TPS51116REGR)
PAGE 34

VCCP +1.5V AND GMCH
1.05V(RT8204)
PAGE 32

CPU CORE ISL6266A
PAGE 33

CPU
Penryn
478P (uPGA)/35W
PAGE 3, 4

CPU THERMAL
SENSOR
PAGE 4

CLOCK GEN
ALPRS355B MLF64PIN
PAGE 2

NORTH BRIDGE
Cantiga
PAGE 5~9

DDRII-SODIMM1
PAGE 10

DDRII-SODIMM2
PAGE 10

CH7318B-BF-TR
PAGE 20

HDMI CON
PAGE 13

CRT
PAGE 13

LCD CONN
PAGE 12

Mini PCI-E Card x2
Express Card x1
Cable Docking x1

SATA - HDD
PAGE 24

SATA - CD-ROM
PAGE 24

SATA - 2ndHDD
PAGE 24

E-SATA
PAGE 24

Accelerometer
LIS3LV02DL
PAGE 20

SOUTH BRIDGE
ICH-9M
PAGE 14~17

USB2.0
0,1,8,9
USB2.0 Ports
X4
PAGE 22

Bluetooth
PAGE 22

Webcam
PAGE 22

Fingerprint
PAGE 22

Card Reader
RTS5158E
PAGE 18

PCI-E
Azalia

Mini PCI-E Card
(Wireless LAN/ROBSON/TV)
PAGE 28

LAN
Realtek PCIE-LAN
RTL8102EL
(10/100 LAN)
PAGE 23

Express Card
(NEW CARD)
PAGE 24

Keyboard
PAGE 27

Capacitive Sense
SW
PAGE 25

ENE KBC
KB3926 C0
PAGE 27

SPI for
HDCP
PAGE 15

AUDIO
Amplifier
TPA6047A4
PAGE 20

AUDIO
Amplifier
TPA3007D1
PAGE 21

RJ45
PAGE 23

GMT G9931P1U
FAN
PAGE 29

SPI
PAGE 27

microphone
PAGE 19

Audio Jacks
(Phone/ MIC)
PAGE 19


Jack to
Speaker
PAGE 20

Jack to
Sub-Woofer
PAGE 21



PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number	Rev PV
	Block Diagram	
Date: Monday, October 20, 2008	Sheet 1	of 35



0=overclocking of CPU and SRC Allowed
1 = overclocking of CPU and SRC not Allowed


0=UMA
1 = External VGA

27M_SEL PIN13	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS


CK505 QFN64

ICS ICS9LPRS355BKLF ALPRS355000
Silego SLG8SP513VTR AL8SP513000
Realtek RTM875N-606-VD-GR AL000875000

CPU Clock select




FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33









MCH_CFG_5 DMi2 selection

Low: DMi2

High: DMi4 (Default)

MCH_CFG_16 FSB Dynamic ODT

Low: Dynamic ODT disabled

High: Dynamic ODT enabled (Default)

MCH_CFG_9 PCI Express Graphic Lane

Low: Reverse Lane

High: Normal operation(Default)

MCH_CFG_19 DMI Lane Reversal

Low: Normal (Default)

High: Lane Reserved

MCH_CFG_6 iTPM Host Interface

Low: iTPM Host Interface enabled

High: iTPM Host Interface disabled (Default)

MCH_CFG_7 Intel (R) Management Engine Crypto

Low: Intel (R) Management Engine Crypto

High: Intel (R) Management Engine Crypto

Low: Intel (R) Management Engine Crypto

High: Intel (R) Management Engine Crypto

MCH_CFG_10 PCIe Lookback Enable

Low: Enabled

High: Disabled (Default)

MCH_CFG_12/13 XOR/ALLZ/CLOCK Un-gating




































Low: Enabled


High: Disabled (Default)

MCH_CFG_13 MCH_CFG_12 Configuration


0	0	Reserved
1	0	XOR Mode enabled
0	1	All-Z Mode enabled
1	1	Normal operation (Default)

TP36	AL34	ME_JTAG_TCK
TP32	AK34	ME_JTAG_TDI
TP29	AN35	ME_JTAG_TDO
TP28	AM35	ME_JTAG_TMS















WWW.MANUALS.CLAN.SU




[2,4,6,9,11,12,13,14,15,16,17,19,20,21,22,23,24,26,27,28,29,33,35] [6,8,9,25,32,34] +1






DDRII DUAL CHANNEL A,B.

DDRII A CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDR_VTERM

DDRII B CHANNEL



M_B_A[14..0] M_B_A[14..0] [7,10]
M_A_A[14..0] M_A_A[14..0] [7,10]






+0.9VSMVTT [34]
+3V [2,4,6,9,10,12,13,14,15,16,17,19,20,21,22,23,24,26,27,28,29,33,35]

WWW.MANUALS.CLAN.SU










PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number DDR2 termination	Rev PV
Date: Monday, October 20, 2008	Sheet 11 of 35	



12









PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
B	LCD CONN/Lid function	PV



Date: Monday, October 20, 2008 Sheet 12 of 35




Change Layout footprint to dsub-070546fr015sx68zr-15p





U3





inputs		function
/E	SET	
L	L	Y - port 0
L	H	Y - port 1
H	X	Disconnect



+5V HDMI: D32 RB501V-40



CN27
SHELL1 20
23



Vendor:PDT P/N:AL008101000
Vendor:CHR P/N:AL007318001
Vendor:PIM P/N:ALP411LS001

SCLZ/SDA2 Low-level input/output Voltage

CFG1:CFG0=0:0	VIL:<0.4V VOL:0.6V (Default)
CGF1:CGF0=0:1	VIL:<0.36V VOL:0.55V
CGF1:CGF0=1:0	VIL:<0.44V VOL:0.65V
CGF1:CGF0=1:1	VIL:<0.38V VOL:0.6V

age
(Default)
V

CONTROL GND GND EPAD

PS8101

R606
4.7K_4


C601
100nF

C602
100nF

BT modified

W.MANUALS.CLAN.SU

*4.7K_4 PS8101



ACZ_RST# R387 33.4

ACZ_SDOUT R394 33.4

ACZ_SYNC R406 33.4

ACZ_BCLK R398 33.4

ACZ_RST#_MDC [26]

ACZ_SDOUT_MDC [26]

ACZ_SYNC_MDC [26]

BIT_CLK_MDC [26]

C629 10P/50V_4

C635 10P/50V_4

C628 10P/50V_4

TPM physical presence	
ICH_GPIO57	Low: Default







Figure 10 shows the ACZ pin connections. The pins are connected to a common bus, which is then connected to the ACZ_RST#_MCH, ACZ_SDOUT_MCH, ACZ_SYNC_MCH, and ACZ_BITCLK_MCH signals. The bus is also connected to three capacitors: C631, C602, and C601, each with a value of 10pF/50V_4.






Board ID	ID0	ID1	ID2	ID3	ID4	ID5
UT3/Dis./9M	RD0 (0)	RU1 (1)	RD2 (0)	NC	NC	RD5 (0)
UT3/UMA	RD0 (0)	RD1 (0)	NC	NC	NC	NC
UT5/Dis./M92	RU0 (1)	RU1 (1)	RD2 (0)	NC	NC	RU5 (1)
UT5/Dis./M96	RU0 (1)	RU1 (1)	RU2 (1)	NC	NC	RD5 (0)
UT5/UMA	RU0 (1)	RD1 (0)	NC	NC	NC	NC
UT3D/Dis./M92	RD0 (0)	RU1 (1)	RD2 (0)	NC	NC	RU5 (1)
UT3D/Dis./M96	RD0 (0)	RU1 (1)	RU2 (1)	NC	NC	RD5 (0)

Board ID	ID0	ID1	ID2	ID3	ID4	ID5
UT3/5	0=UT3 1=UT5					
UMA/Dis.		0=UMA 1=Dis.				
NV9M			0			0
ATI M92			0			1
ATI M96			1			0






Change Pin name to P1~P42 -->12/13


SD_CLK MS_CLK R671 *0_4/S SP11






PROJECT : UT3/5
Quanta Computer Inc.



AUDIO/B CON.



DOCK MIC DETECT




AUDIO AMPLIFIER

Swap Audio input source as Speaker Bo noise issue

DB==> TPA6040A4

SI==> TPA6047A4


20



6047A2 Gain Table


GAIN0	GAIN1	AV	RIN
0	0	6dB	90K
0	1	10dB	70K
1	0	15.6dB	45K
1	1	21.6dB	25K

Add C918, U46, R528, R733, R740, C916, C653, C650 for PC-BEEP function
R528, C916 change to no-stuff for SI-2 test --> 12/6




MUTE_LED


Low --> un-MUTE
High --> Mute



Accelerometer Sensor




reserved second source





PROJECT : UT3/5
Quanta Computer Inc.

EQ FOR SUBWOOFER

21





SI MODIFY




05/26 (PV) FOR BOM update.

MODEL	UT3	UT5
R828	60.4K/F_6	40.2K/F_6
R833	60.4K/F_6	40.2K/F_6
R829	60.4K/F_6	80.6K/F_6
R834	60.4K/F_6	80.6K/F_6
C971	0.027U/25V_6	0.022U/50V_6
C973	0.027U/25V_6	0.022U/50V_6
C975	0.027U/25V_6	0.039U/16V_6
C980	0.027U/25V_6	0.039U/16V_6

Change 4EQ to 2EQ



Sub-Woofer power




WWW.MANUALS.CLAN.SU

PROJECT : UT3/5
Quanta Computer Inc.



Size Custom	Document Number SUBWOOFER(EQ & AMP.)	Rev PV
Date: Monday, October 20, 2008 Sheet 21 of 35		

BLUETOOTH




LEFT SIDE USBX1 and E-SATA/USB COMBO


22




RIGHT SIDE USBX2



USB & ESATA











USB CAMERA /DIGITAL MIC CONNECT




USB fingerprint CON

1. ESD GND
2. SYSTEM GND
3. USB-
4. USB+
5. USB PWR(+3V)






SATA CD-ROM




SATA 1 CONNECTOR

DC Current rating: 0.3 A







SATA 2 CONNECTOR

DC Current rating: 0.5 A

**NEWCARD**


NEWCARD (PCIEXPRESS*1 + USB*1)






Close to U21 For EMI

Change CN4 to BL123-06R-6P-L-QT6-A




POWER BUTTON CONNECT





MV change :EMI request

CAP SW CONNECT




Change CN7 to BL123-09R-9P-L-QT6-A


1. +3VPCU
2. MBCLK
3. MBDATA
4. CAP_INT
5. GND
6. NUM LOCK LED
7. +5V_LED
8. ESB_CLK
9. ESB_DAT





SI modified



MV change :EMI request







KEYBOARD PULL-UP




Footprint: "gblrf260-1253-8f"












Max = 140 mA







LED PWR CONTROL






Mini PCI-E Card 1

Delete R78 and tied the CN23#24 to R110 direction
Change CN23 layout footprint to MIPCI-E-AS0B223-S40N-7F-52P-QT6 as ME drawing








Mini PCI-E Card 2




	Peak	Normal
+3.3Vaux:	2750mA	1100mA
+1.5V:	500mA	375mA

support 6A 200mils
CX000480005



CPU FAN



WWW.MANUALS.CLAN.SU




PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CABLE DOCKING/FAN	PV
Date: Monday, October 20, 2008	Sheet 29 of 35	

DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+12V_ALW

5 Volt +/- 5%
Countinue current:5A
Peak current:7.5A
OCP minimum 10A


3.3 Volt +/- 5%
Countinue current:5A
Peak current:7.5A
OCP minimum 9A




PROJECT : UT3/5
Quanta Computer Inc.

Size B	Document Number +5V/+3V (ISL6237)	Rev PV
Date: Monday, October 20, 2008 Sheet 31 of 35		

+1.05Volt +/- 5%
Countinue current:7.5A
Peak current:10A
OCP minimum 12A



WWW.MANUALS.CLAN.SU



PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
B	DISCHARGE/3VS5/5VS5/LAN	PV
Date: Monday, October 20, 2008	Sheet 35 of 35	